(19) INDIA

(51) International

(86) International

(87) International

Publication No

Filing Date

Filing Date (62) Divisional to

Application Number

Filing Date

(61) Patent of Addition :NA

to Application Number :NA

Application No

classification

(22) Date of filing of Application :05/07/2022

(43) Publication Date: 23/12/2022

(54) Title of the invention: DOPINGLESS TFET WITH REDUCED RANDOM DOPANT FLUCTUATIONS

:H01L0029780000, H01L0029660000,

H01L0029739000, H01L0021823400,

H01L0029510000

:NA

:NA

: NA

:NA

:NA

(71)Name of Applicant:

1)Chitkara University

Address of Applicant: Chitkara University, Chandigarh-Patiala National Highway, Village Jhansla, Rajpura, Punjab - 140401, India. Patiala -----

2) Chitkara University

3) Chitkara Innovation Incubator Foundation

Name of Applicant: NA Address of Applicant : NA (72)Name of Inventor:

1)DASSI, Minaxi

Address of Applicant : Assistant Professor, Chitkara University, Atal Shiksha Kunj, Pinjore-Nalagarh National Highway (NH-21A), District: Solan - 174103, Himachal Pradesh, India, Solan ---

2)MADAN, Jaya

Address of Applicant: VLSI Centre of Excellence, Chitkara University Institute of Engineering and Technology, Chitkara University, Chandigarh-Patiala National Highway, Village Jhansla, Rajpura, Punjab - 140401, India. Patiala -----

3)PANDEY, Rahul

Address of Applicant: VLSI Centre of Excellence, Chitkara University Institute of Engineering and Technology, Chitkara University, Chandigarh-Patiala National Highway, Village Jhansla, Rajpura, Punjab - 140401, India. Patiala ---------

4)SHARMA, Rajnish

Address of Applicant: VLSI Centre of Excellence, Chitkara University Institute of Engineering and Technology, Chitkara University, Chandigarh-Patiala National Highway, Village Jhansla, Rajpura, Punjab - 140401, India. Patiala ------

(57) Abstract:

The present disclosure discloses a semiconductor device (100) and by applying the concept of charge plasma to Mg2Si source (108) double gate tunnel field-effect transistor (MSH-DG-TFET) (104) configured a dopingless DL-MSH-DG-TFET (106), the proposed structure has also eliminated he problem of random dopant fluctuation (RDF). The proposed DL-MSH-DG-TFET (106) structure is optimized with the work function values of gate metal (4.2 eV), source electrode (5.1 eV) nd drain electrode (3.9 eV). Gate oxide thickness value is optimized at 3 nm to achieve the best device performance in terms of switching ratio and threshold voltage.

No. of Pages: 23 No. of Claims: 10